Developing a localized supply chain for advanced packaging equipment is critical for keeping pace with customers’ increasingly shrinking time-to-market cycles for new artificial intelligence (AI) chips, Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) said yesterday.
Spurred on by the AI revolution, customers are accelerating product upgrades to nearly every year, compared with the two to three-year development cadence in the past, TSMC vice president of advanced packaging technology and service Jun He (何軍) said at a 3D IC Global Summit organized by SEMI in Taipei.
These shortened cycles put heavy pressure on chipmakers, as the entire process — from chip design to mass production — must now be condensed into a single year, He said.
Photo: Grace Hung, Taipei Times
That requires TSMC to ramp up production from zero to peak levels in just three quarters, a 30 percent reduction in the time needed to reach high-volume manufacturing, He said, citing the company’s experience over the past three years producing AI chips using its chip-on-wafer-on-substrate (CoWoS) advanced packaging technology.
TSMC must also maintain yield rates of more than 90 percent to avoid financial losses, since the growing integration of components onto a single chip means even minor defects can result in significant value losses, He said.
TSMC consumes about 10 million high-bandwidth memory (HBM) chips each quarter, He said, citing their central role in AI chip production.
To meet such challenges, TSMC must work closely with partners in the local ecosystem, he said. That need also motivated the company’s launch of the 3D IC Advanced Manufacturing Alliance, first proposed last year and officially inaugurated yesterday.
In the past, TSMC had to procure and install advanced packaging equipment before new chip designs were finalized, leading to frequent adjustments, he said.
“Under such circumstances, localization becomes critically important,” He said, adding that research and development teams from both local and global suppliers are required to be involved early in the development process alongside TSMC’s production teams.
He said that about half of chip development is completed several months before mass production begins.
“So, a localized ecosystem is of the utmost importance,” he said.
The advanced packaging business is “not for the faint-hearted,” given its combination of high risks and high returns, he added.
The global advanced packaging market is forecast to grow at an annual rate of 12.7 percent, reaching US$79 billion by 2030, up from US$38 billion last year, fueled by surging demand for AI applications, Yole Intelligence forecast.
To meet this demand, TSMC has more than doubled its CoWoS capacity over the past two years. CoWoS technology is used to package AI chips
Local advanced packaging equipment suppliers — including ASE Technology Holding Co (日月光投控), Chroma ATE Inc (致茂), Grand Process Technology Corp (弘塑科技) and C Sun Manufacturing Ltd (志聖) — are among the 37 members of the newly established 3D IC Advanced Manufacturing Alliance.
LIMITED IMPACT: Investor confidence was likely sustained by its relatively small exposure to the Chinese market, as only less advanced chips are made in Nanjing Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) saw its stock price close steady yesterday in a sign that the loss of the validated end user (VEU) status for its Nanjing, China, fab should have a mild impact on the world’s biggest contract chipmaker financially and technologically. Media reports about the waiver loss sent TSMC down 1.29 percent during the early trading session yesterday, but the stock soon regained strength and ended at NT$1,160, unchanged from Tuesday. Investors’ confidence in TSMC was likely built on its relatively small exposure to the Chinese market, as Chinese customers contributed about 9 percent to TSMC’s revenue last
With this year’s Semicon Taiwan trade show set to kick off on Wednesday, market attention has turned to the mass production of advanced packaging technologies and capacity expansion in Taiwan and the US. With traditional scaling reaching physical limits, heterogeneous integration and packaging technologies have emerged as key solutions. Surging demand for artificial intelligence (AI), high-performance computing (HPC) and high-bandwidth memory (HBM) chips has put technologies such as chip-on-wafer-on-substrate (CoWoS), integrated fan-out (InFO), system on integrated chips (SoIC), 3D IC and fan-out panel-level packaging (FOPLP) at the center of semiconductor innovation, making them a major focus at this year’s trade show, according
DEBUT: The trade show is to feature 17 national pavilions, a new high for the event, including from Canada, Costa Rica, Lithuania, Sweden and Vietnam for the first time The Semicon Taiwan trade show, which opens on Wednesday, is expected to see a new high in the number of exhibitors and visitors from around the world, said its organizer, SEMI, which has described the annual event as the “Olympics of the semiconductor industry.” SEMI, which represents companies in the electronics manufacturing and design supply chain, and touts the annual exhibition as the most influential semiconductor trade show in the world, said more than 1,200 enterprises from 56 countries are to showcase their innovations across more than 4,100 booths, and that the event could attract 100,000 visitors. This year’s event features 17
Hon Hai Precision Industry Co (鴻海精密), which assembles servers for Nvidia Corp, yesterday said that revenue last month rose 10.61 percent year-on-year, driven by strong growth in cloud and networking products amid continued front-loading orders for artificial intelligence (AI) server racks. Consolidated revenue expanded to NT$606.51 billion (US$19.81 billion) last month from NT$548.31 billion a year earlier, marking the highest ever in August, the company said in a statement. On a monthly basis, revenue was down 1.2 percent from NT$613.86 billion. Hon Hai, which is also a major iPhone assembler, added that its electronic components division saw significant revenue growth last month, boosted
RSS