Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) is studying the feasibility of a fab in Europe, the chipmaker said in response to a Taiwanese media report stating that it is planning to build a plant in Dresden, Germany.
The Chinese-language Commercial Times reported yesterday that the company has chosen the German semiconductor hub of Dresden for a fab, with production slated to start in 2025.
The report said the investment in Germany would meet strong European demand for TSMC’s specialty processes and mitigate potential geopolitical barriers.
Photo: Reuters
Citing sources from within TSMC’s supply chain, the report said the proposed fab would make use of Dresden’s comprehensive semiconductor ecosystem and better serve its EU clients.
Major international semiconductor firms including Infineon Technologies AG, Robert Bosch GmbH, GlobalFoundries Inc, X-Fab Silicon Foundries SE and NXP Semiconductors NV have run fabs in Dresden, while semiconductor equipment suppliers, including Applied Materials Inc, ASML Holding NV and Siltronic AG have also established production bases in the city.
TSMC is building fabs in Arizona to manufacture chips using 4-nanometer (nm) and 3nm processes, with mass production scheduled to begin next year.
Photo: Reuters
It is also building a plant in Japan that is to use the company’s 12nm, 16nm and 22nm processes, as well as 28nm specialty technology, with commercial production expected to start next year.
TSMC last week said it considers clients’ needs and available government support when choosing locations for new ventures.
It is considering building a fab in Germany to develop chips used in automotive electronics and specialty processes, TSMC said, adding that a second fab in Japan is also being discussed.
The company is assessing plans for a German plant and no decision has been made, TSMC spokeswoman Nina Kao (高孟華) said.
However, an editorial published yesterday by Taiwan’s Central News Agency (CNA) said that the EU should not get a Taiwanese semiconductor plant if the European Commission does not engage in trade talks with Taipei.
The EU seeks chip investments to safeguard its supply chain, but without help from the likes of TSMC and Intel Corp, the EU could find it difficult to secure advanced chipmaking capabilities, the editorial said.
“The EU wants Taiwan to set up chip plants, but for Taiwan there is no need to do so from a corporate perspective,” CNA wrote. “If the EU only wants chips from Taiwan but shies away from talking diplomacy, will Taiwan, with its global strategic assets, be this naive?”
Tensions between Beijing and Taipei have escalated as the US asserts its power to counter China’s influence in the region.
Taiwan’s dominant role in the global market for advanced chips is boosting its strategic position, while the country has been aggressively seeking to deepen trade and other relations with the West.
The CNA editorial also criticized an EU official for saying that the 27-member bloc did not need a bilateral investment agreement with Taiwan.
European External Action Service Asia Pacific managing director Gunnar Wiegand on Wednesday last week said that stable conditions and a well-functioning legal system in Taiwan meant it was “rational” for the EU not to seek such an agreement.
With this year’s Semicon Taiwan trade show set to kick off on Wednesday, market attention has turned to the mass production of advanced packaging technologies and capacity expansion in Taiwan and the US. With traditional scaling reaching physical limits, heterogeneous integration and packaging technologies have emerged as key solutions. Surging demand for artificial intelligence (AI), high-performance computing (HPC) and high-bandwidth memory (HBM) chips has put technologies such as chip-on-wafer-on-substrate (CoWoS), integrated fan-out (InFO), system on integrated chips (SoIC), 3D IC and fan-out panel-level packaging (FOPLP) at the center of semiconductor innovation, making them a major focus at this year’s trade show, according
SEMICONDUCTOR SERVICES: A company executive said that Taiwanese firms must think about how to participate in global supply chains and lift their competitiveness Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) yesterday said it expects to launch its first multifunctional service center in Pingtung County in the middle of 2027, in a bid to foster a resilient high-tech facility construction ecosystem. TSMC broached the idea of creating a center two or three years ago when it started building new manufacturing capacity in the US and Japan, the company said. The center, dubbed an “ecosystem park,” would assist local manufacturing facility construction partners to upgrade their capabilities and secure more deals from other global chipmakers such as Intel Corp, Micron Technology Inc and Infineon Technologies AG, TSMC said. It
DEBUT: The trade show is to feature 17 national pavilions, a new high for the event, including from Canada, Costa Rica, Lithuania, Sweden and Vietnam for the first time The Semicon Taiwan trade show, which opens on Wednesday, is expected to see a new high in the number of exhibitors and visitors from around the world, said its organizer, SEMI, which has described the annual event as the “Olympics of the semiconductor industry.” SEMI, which represents companies in the electronics manufacturing and design supply chain, and touts the annual exhibition as the most influential semiconductor trade show in the world, said more than 1,200 enterprises from 56 countries are to showcase their innovations across more than 4,100 booths, and that the event could attract 100,000 visitors. This year’s event features 17
EXPORT GROWTH: The AI boom has shortened chip cycles to just one year, putting pressure on chipmakers to accelerate development and expand packaging capacity Developing a localized supply chain for advanced packaging equipment is critical for keeping pace with customers’ increasingly shrinking time-to-market cycles for new artificial intelligence (AI) chips, Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) said yesterday. Spurred on by the AI revolution, customers are accelerating product upgrades to nearly every year, compared with the two to three-year development cadence in the past, TSMC vice president of advanced packaging technology and service Jun He (何軍) said at a 3D IC Global Summit organized by SEMI in Taipei. These shortened cycles put heavy pressure on chipmakers, as the entire process — from chip design to mass
RSS