Intel Corp has talked with Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) and Samsung Electronics Co about the Asian companies making some of its best chips, but the Silicon Valley pioneer is still holding out hope for last-minute improvements in its own production capabilities.
After successive delays in its chip fabrication processes, Santa Clara, California-based Intel has yet to make a decision less than two weeks ahead of a scheduled announcement of its plans, people familiar with the deliberations said.
Any components that Intel might source from Taiwan would not come to market until 2023 at the earliest and would be based on established manufacturing processes already in use by other TSMC customers, said the people, asking not to be identified because the plans are private.
Photo: Ashley Pon, Bloomberg
Talks with Samsung, whose foundry capabilities trail TSMC’s, are at a more preliminary stage, the people said.
TSMC and Samsung representatives declined to comment, while an Intel spokesperson referred to previous comments by CEO Bob Swan, who has promised investors he would set out his plans for outsourcing and putting Intel’s production technology back on track when the company reports earnings on Thursday next week.
TSMC, the largest maker of semiconductors for other companies, is preparing to offer Intel chips manufactured using a 4-nanometer process, with initial testing using an older 5-nanometer process, the people said.
The company has said it would make test production of 4-nanometer chips available in the fourth quarter of this year and volume shipments the following year.
TSMC expects to have a new facility in Hsinchu County’s Baoshan Township (寶山) operational by the end of this year, which can be converted to production for Intel if required, one of the people said.
TSMC executives previously said the Baoshan unit would house a research center with 8,000 engineers.
Intel’s strategic shifts are happening at a time of booming demand, as well as technological change in the chip industry.
The traditional method of improving performance by shrinking and cramming more transistors into each package is being supplanted by more sophisticated techniques that include stacking processor and memory components into single chips and the introduction of more tailored designs for tasks like artificial intelligence.
Separately, United Microelectronics Corp (UMC, 聯電) on Saturday had power-supply disruptions at two plants in Hsinchu that temporarily affected production, UMC chief financial officer Liu Chi-tung (劉啟東) said.
“The company will discuss with customers, and try its best to make up for lost production,” Liu said by telephone. “No major financial impact is expected.”
The overall impact of the incident was “quite minor,” Liu said.
Power was being gradually restored, he said.
RUN IT BACK: A succesful first project working with hyperscalers to design chips encouraged MediaTek to start a second project, aiming to hit stride in 2028 MediaTek Inc (聯發科), the world’s biggest smartphone chip supplier, yesterday said it is engaging a second hyperscaler to help design artificial intelligence (AI) accelerators used in data centers following a similar project expected to generate revenue streams soon. The first AI accelerator project is to bring in US$1 billion revenue next year and several billion US dollars more in 2027, MediaTek chief executive officer Rick Tsai (蔡力行) told a virtual investor conference yesterday. The second AI accelerator project is expected to contribute to revenue beginning in 2028, Tsai said. MediaTek yesterday raised its revenue forecast for the global AI accelerator used
Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) has secured three construction permits for its plan to build a state-of-the-art A14 wafer fab in Taichung, and is likely to start construction soon, the Central Taiwan Science Park Bureau said yesterday. Speaking with CNA, Wang Chun-chieh (王俊傑), deputy director general of the science park bureau, said the world’s largest contract chipmaker has received three construction permits — one to build a fab to roll out sophisticated chips, another to build a central utility plant to provide water and electricity for the facility and the other to build three office buildings. With the three permits, TSMC
The DBS Foundation yesterday announced the launch of two flagship programs, “Silver Motion” and “Happier Caregiver, Healthier Seniors,” in partnership with CCILU Ltd, Hondao Senior Citizens’ Welfare Foundation and the Garden of Hope Foundation to help Taiwan face the challenges of a rapidly aging population. The foundation said it would invest S$4.91 million (US$3.8 million) over three years to foster inclusion and resilience in an aging society. “Aging may bring challenges, but it also brings opportunities. With many Asian markets rapidly becoming super-aged, the DBS Foundation is working with a regional ecosystem of like-minded partners across the private, public and people sectors
BREAKTHROUGH TECH: Powertech expects its fan-out PLP system to become mainstream, saying it can offer three-times greater production throughput Chip packaging service provider Powertech Technology Inc (力成科技) plans to more than double its capital expenditures next year to more than NT$40 billion (US$1.31 billion) as demand for its new panel-level packaging (PLP) technology, primarily used in chips for artificial intelligence (AI) applications, has greatly exceeded what it can supply. A significant portion of the budget, about US$1 billion, would be earmarked for fan-out PLP technology, Powertech told investors yesterday. Its heavy investment in fan-out PLP technology over the past 10 years is expected to bear fruit in 2027 after the technology enters volume production, it said, adding that the tech would
RSS