India plans to cap the commissions app-based taxi aggregators such as Uber Technologies Inc and home-grown Ola earn on rides to a maximum 10 percent of the total fare, according to a draft proposal seen by Reuters, a move industry experts warned would hit revenue and operations.
Such a law would be another blow to San Francisco-based Uber after the ride-hailing firm was stripped of its license to carry paying passengers in London on Monday for the second time in just more than two years over a “pattern of failures” on safety and security.
The Indian government has proposed reducing the commission from the about 20 percent of the total fair charged at present, the 23-page document titled Central Guidelines for Aggregators says.
Photo: Reuters
The government has also proposed stricter safety checks for drivers and wants to cap their working hours at 12 per day, amid fears long shifts are putting passenger safety at risk.
The Indian Ministry of Road Transport and Highways did not respond to a request for comment outside working hours. Uber and Ola also did not respond.
The proposal could still change, but industry experts say it could halve Uber and Softbank-backed Ola’s revenues from rides.
India accounts for an estimated 11 percent of Uber’s global rides annually.
“The 10 percent [commission] is not viable, it has to be something around 20 percent,” former Ola corporate president of new initiatives Joy Bandekar said, adding that the system could not survive at the lower rate.
India is a key growth market for ride-hailing companies as people seek to avoid driving themselves on its congested roads.
To boost safety, the proposal says taxi companies should set up a control room that can track vehicles and conduct a facial recognition check of drivers every three hours.
The companies should also provide insurance for drivers and riders, and store all the data collected on the app on a local server for two years, it says.
With this year’s Semicon Taiwan trade show set to kick off on Wednesday, market attention has turned to the mass production of advanced packaging technologies and capacity expansion in Taiwan and the US. With traditional scaling reaching physical limits, heterogeneous integration and packaging technologies have emerged as key solutions. Surging demand for artificial intelligence (AI), high-performance computing (HPC) and high-bandwidth memory (HBM) chips has put technologies such as chip-on-wafer-on-substrate (CoWoS), integrated fan-out (InFO), system on integrated chips (SoIC), 3D IC and fan-out panel-level packaging (FOPLP) at the center of semiconductor innovation, making them a major focus at this year’s trade show, according
DEBUT: The trade show is to feature 17 national pavilions, a new high for the event, including from Canada, Costa Rica, Lithuania, Sweden and Vietnam for the first time The Semicon Taiwan trade show, which opens on Wednesday, is expected to see a new high in the number of exhibitors and visitors from around the world, said its organizer, SEMI, which has described the annual event as the “Olympics of the semiconductor industry.” SEMI, which represents companies in the electronics manufacturing and design supply chain, and touts the annual exhibition as the most influential semiconductor trade show in the world, said more than 1,200 enterprises from 56 countries are to showcase their innovations across more than 4,100 booths, and that the event could attract 100,000 visitors. This year’s event features 17
EXPORT GROWTH: The AI boom has shortened chip cycles to just one year, putting pressure on chipmakers to accelerate development and expand packaging capacity Developing a localized supply chain for advanced packaging equipment is critical for keeping pace with customers’ increasingly shrinking time-to-market cycles for new artificial intelligence (AI) chips, Taiwan Semiconductor Manufacturing Co (TSMC, 台積電) said yesterday. Spurred on by the AI revolution, customers are accelerating product upgrades to nearly every year, compared with the two to three-year development cadence in the past, TSMC vice president of advanced packaging technology and service Jun He (何軍) said at a 3D IC Global Summit organized by SEMI in Taipei. These shortened cycles put heavy pressure on chipmakers, as the entire process — from chip design to mass
Germany is to establish its first-ever national pavilion at Semicon Taiwan, which starts tomorrow in Taipei, as the country looks to raise its profile and deepen semiconductor ties with Taiwan as global chip demand accelerates. Martin Mayer, a semiconductor investment expert at Germany Trade & Invest (GTAI), Germany’s international economic promotion agency, said before leaving for Taiwan that the nation is a crucial partner in developing Germany’s semiconductor ecosystem. Germany’s debut at the international semiconductor exhibition in Taipei aims to “show presence” and signal its commitment to semiconductors, while building trust with Taiwanese companies, government and industry associations, he said. “The best outcome